

```
1  #PACE: Start of Constraints generated by PACE
2
3  #PACE: Start of PACE I/O Pin Assignments
4  NET "START" IOSTANDARD = LVCMOS33 ;
5  NET "STOP" IOSTANDARD = LVCMOS33 ;
6  NET "CLK" IOSTANDARD = LVCMOS33 ;
7  NET "RESET" IOSTANDARD = LVCMOS33 ;
8  NET "START_S1B" IOSTANDARD = LVCMOS33 ;
9  NET "START_S2B" IOSTANDARD = LVCMOS33 ;
10 NET "START_S3B" IOSTANDARD = LVCMOS33 ;
11 NET "STOP_S1B" IOSTANDARD = LVCMOS33 ;
12 NET "STOP_S3B" IOSTANDARD = LVCMOS33 ;
13 NET "DOUT*" IOSTANDARD = LVCMOS33 ;
14 NET "CEO" IOSTANDARD = LVCMOS33 ;
15 NET "TC" IOSTANDARD = LVCMOS33 ;
16
17 #PACE: make inputs schmitt triggered (for slow transitions)
18 NET "START" SCHMITT_TRIGGER;
19 NET "STOP" SCHMITT_TRIGGER;
20 NET "RESET" SCHMITT_TRIGGER;
21
22 #PACE: make output pins slew-rate limited (2 ns instead of 1 ns?)
23 NET "START_S1B" SLOW;
24 NET "START_S2B" SLOW;
25 NET "START_S3B" SLOW;
26 NET "STOP_S1B" SLOW;
27 NET "STOP_S3B" SLOW;
28 NET "DOUT*" SLOW;
29 NET "CEO" SLOW;
30 NET "TC" SLOW;
31
32 #PACE: Start of PACE Area Constraints
33
34 NET "CLK" LOC = PIN1;      # main high-frequency clock signal
35
36 #PACE: Start of PACE Prohibit Constraints
37
38 #PACE: End of Constraints generated by PACE
39
```